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Abstract—A scenario to design a Triple Mode FFT is ad-
dressed. Based on a Dual Mode FFT structure, we present a
methodology to reach a triple mode FFT operator (TMFFT) able
to operate over three different fields: complex number domain C,
Galois Fields GF (Ft) and GF (2m). We propose a reconfigurable
Triple mode Multiplier that constitutes the core of the Butterfly-
based FFT. A scalable and flexible unit for the polynomial
reduction needed in the GF (2m) multiplication is also proposed.
An FPGA implementation of the proposed multiplier is given and
the measures show a gain of 18 % in terms of performance-to-cost
ratio compared to a ”Velcro” approach where two self-contained
operators are implemented separately.
I. INTRODUCTION
In recent years there has been an enormous proliferation
of standards in broadcast television, radio and in mobile
communications. Current examples include digital television
(DVB, ISDB), digital radio (DAB), wireless LAN(Hiperlan,
802.11a, 802.11b, ..., 802.16m, ...), 2.5/3G, 4G and future
mobile communications. These standards form the basis for
an ever-growing number of sophisticated consumer electronic
devices, each with the potential to sell in very high volumes.
In typical designs, these complex standards are implemented
using dedicated architectures, which are optimized to reduce
cost to the absolute minimum. Products developed using
dedicated architectures are often difficult to upgrade in order
to support changes to the standards or to add new features.
At the beginning of the 90’s, a concept called SoftWare
Radio (SWR) has emerged from demonstrations in military
research to become a cornerstone of the third generation
strategy for affordable, ubiquitous and global communications
[1]. This SWR technology is a way to design a sufficiently
programmable and reconfigurable architecture able to support
many different transmission standards on a common platform.
The reconfigurability of a SWR system can offer a range of
benefits at different levels. A radio system implemented on a
reconfigurable architecture can be upgraded to fix bugs or to
add functionalities, and it can also support new standards as it
is assumed that there is sufficient flexibility in the architecture.
The communication chains of different standards, intended
to be implemented on a common platform, have some com-
mon signal processing operations such as channel coding,
modulation, equalization, etc. In order to exploit to a great
advantage the commonalities among these communication
tasks for different standards, one need firstly to identify
these commonalities and secondly find the optimal way to
implement a generic hardware platform with programmable
modules. In this sense, a technique called parametrization
has been introduced [2]. The key idea is to get an optimal
sharing between hardware and software resources and find
a best way to reuse some hardware and software modules
without affecting the system’s performances.
This paper addresses the problem of parametrization tech-
nique under the CO approach where it is in line with the
optimal design of a SWR system intended to support several
communication standards. In [8], we have investigated the
frequency processing of cyclic codes particularly RS codes
with the aim to insert the classical FFT operator, initially used
for complex Fourier transform, in the encoding and decoding
processes of RS codes. By examining the characteristics of the
Fourier transform FFT-GF2 used to process the encoding and
some decoding processes of classical RS codes defined over
GF (2m), we found that the adequacy of its structure to the
structure of FFT defined over C (FFT-C) is challenged by the
transform length. That is, the most efficient algorithms applied
to a transform of length 2m in the case of FFT-C computations
cannot be applied to compute FFT-GF2 since its transform
length is of the form 2m   1. For this, we thought to seek
out a transform satisfying the FFT-C criteria while keeping in
mind to find a way to include the FFT-GF2, used in the RS
coding defined over GF (2m), in the intended common and
reconfigurable FFT structure.
To be able to exploit the whole FFT-C structure we explored
finite field transforms having a highly composite length. The
candidate transforms were the Fermat transforms defined over
GF (Ft) [3] [5]. These transforms are used to deal with a
specific class of RS codes defined over GF (Ft). These codes
were studied in 1976 where the authors have emphasized the
importance of their codeword length allowing the use of effi-
cient algorithms to compute their associated Fermat transforms
[4] [6]. These codes were also recommended for the use in
spacecraft communications [7] where the RS(256,224) over
GF (257) was studied to be used together with a convolutional
code.
As a first contribution, we have investigated the redesign
of the FFT-C in such a way to be able to provide two func-
tionalities: complex Fourier transform and Fermat transform.
Conceptually, the design of such a dual mode operator implies
the design of arithmetical operators capable to operate over
the two domains: C and GF (Ft). We have proposed reconfig-
urable architectures for the multiplier, adder and subtracter [9]
[10]. These operators implemented on the complex butterfly
(available in the FFT-C) led to a reconfigurable butterfly that
will constitute the core of the dual mode operator. Based on the
FFT-C structural strategy, we have designed the architecture
of the DMFFT operator [11].
To evaluate the complexity and speed performances of this
operator, we have considered its implementation on ALTERA’s
FPGA devices. Compared to a Velcro FFT/FNT operator, the
DMFFT presented an important gain in terms of ALUTs
and memory saving. We have shown that for a transform
length N = 64 implemented with different wordlengths
(9  nc  16), the DMFFT presents a memory saving
between 20 and 30%, a gain in ALUTs and performance-
to-cost ratio gain that go from 9.2 % up to 26 % and from
9.7 % up to 37.4 % respectively. This deviation of gain in
ALUTs and in performance-to-cost ratio is directly related to
the wordlength, so as nc increases, these gains decrease. For
N = 256, the DMFFT presents the same memory saving and
the other gains evolve in the same manner of that of DMFFT-
64 but with lower values. This is due to the fact that the
complexity of the DMFFT architecture is mainly dominated
by the FFT-C architecture complexity which increases with the
increase of the wordlength and the transform length. The high
nc values are necessary to get a good FFT-C computations
precision while in the Velcro FFT/FNT, a 9-bit wordlength is
sufficient to implement the FNT. Then, for a transform length
N  256, the use of the DMFFT is largely efficient and allows
to process RS codes which have codeword length N  256
and whose principals are N=64, 128 and 256.
In [12], we have proposed a hardware design and efficient
implementation of the FFT over GF (2m). The proposed de-
sign is based on the cyclotomic decomposition of polynomials
representing the input data. A very high throughput rate is
attained, that makes the FFT to be a Common Operator while
it is capable to produce its functionality at least twice faster
than the existing solutions.
Nevertheless, RS codes implemented in the various actual
standards (ADSL, ATSC, DVB, GSM,... ) are codes defined
over GF (2m). Then, the inclusion of the finite field Fourier
transform defined over GF (2m) as an extra functionality to
be provided by our designed CO is a necessity to be on actual
standardization’s trend.
In this paper we propose a scenario that aims to combine the
FFT-GF2 with the DMFFT by exploiting the same logical cells
at the gate level to obtain a reconfigurable Triple Mode FFT
(TMFFT) operator. We propose a generic combined multiplier
able to perform a standard binary multiplication and GF (2m)
multiplications for m=6, 7 and 8. We also show that this
multiplier can be easily implemented into the reconfigurable
multiplier proposed in [10] which leads to a triple mode mul-
tiplier able to operate over three different fields: C, GF (Ft)
and GF (2m). Having this triple mode multiplier and taking
into account that the addition in GF (2m) can be realized by
XOR gates, the necessary arithmetical tools to implement the
FFT-GF2 are available in the DMFFT operator.
II. TOWARDS A COMBINED TRIPLE MODE FFT OPERATOR
(TMFFT)
We propose a scenario that aims to combine the FFT-GF2
structure with the DMFFT structure on the same die area to
obtain a combined and reconfigurable operator TMFFT. This
combination can be achieved if the following two steps can
be realized.
1) Providing the GF (2m) operations, mainly the multipli-
cations, with the binary multipliers implemented in the
DMFFT operator.
2) Incorporation of the FFT-GF2 physical structure into the
DMFFT structure.
We begin the discussion with the first step where the
approach for a combined multiplier exploits the fact that the
partial product generations of both GF (2m) multiplier and
standard binary multiplier can be performed using the same
array and interconnections between cells.
A. Basic binary multiplication
Let us consider the basic principle of the standard binary
arithmetic multiplier. In 1964, Wallace [13] introduced a
notion of a carry-save tree constructed from one-bit full adders
as a way of reducing the number of partial product bits in a
fast and efficient way. Later, Dadda [14] refined Wallace’s
method by defining a cell placement strategy that minimizes
the number of full-adders and half adders, at the cost of a
larger carry propagate adder. For our multiplier design, we
will consider the Wallace’s method since it is structurally more
regular.
Wallace’method is based on parallel counters and the multi-
plication of two binary numbers is performed in the following
sequence.
 Form all partial products in parallel with an array of AND
gates.
 Reduce the partial products through a series of reduction
stages to two numbers by strategically applying (3,2)
and (2,2) counters. Architectures of counter (3,2) (or full
adder) denoted by ”W3” and (2,2) counter (or half adder)
denoted by ”W2” are illustrated in Fig. 1.
 Sum the two numbers produced in step 2 using a fast
carry-propagate adder to generate the final product.
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Fig. 1. The W3 and W2 architectures
B. GF (2m) multiplication
As for the GF (2m) multiplication, it is viewed as a polyno-
mial multiplication modulo f(x), where f(x) is the irreducible
polynomial characterizing the field GF (2m).
Let us consider the multiplication of two GF (2m) numbers
A and B. A and B can be represented by means of the vector
basis fm 1; :::; 1; 0g, where  is a primitive element of
the field, as
A = am 1m 1 + :::+ a11 + a0m 1;
B = bm 1m 1 + :::+ b11 + b0m 1;
where ai, bi are coefficients in GF (2).
The polynomial multiplication C(x) = A(x)B(x) mod
f(x) can be calculated by firstly building the partial products
Pi(x) = A(x)bi; for i = 0; :::;m  1:
Secondly, since the polynomial’s coefficients belong to
GF (2), all partial products Pi(x) have to be added modulo 2.
A partial result Cp(x) can be obtained with
Cp(x) =
X
Pi(x) mod 2
Cp(x) = c0 + c1x+ :::+ c2m 2x2m 2;
which is obviously not an element of the field GF (2m) and
should be reduced modulo f(x).
A GF (2m) multiplier then performs two basic operations.
The product of two elements and the modulo f(x) correction.
The first operation can be performed by ANDing the corre-
sponding ai and bi, for i = 0; :::;m   1, and subsequently
adding the partial products modulo 2. These partial products
must be arranged in rows, with each row shifted i positions to
the left as shown in Fig. 2. This step is similar to the standard
binary product with the only difference that the sum of partial
products in this case is done modulo 2. Thus, an opportunity
to exploit cells and the interconnection structure of partial
product generator of a typical binary multiplier unit is possible.
The modulo correction should be performed separately.
Fig. 2. Partial product matrix
Early designs of GF (2m) multipliers used a serial approach.
Although serial GF (2m) multipliers have low hardware re-
quirements, they are very slow. Consequently, several parallel
designs have been proposed in the literature [15] [16] [17]
[18]. In [19] [20], the idea to combineGF (2m) with a standard
binary multiplier on DSP processor was investigated. In [19],
the proposed design is based on a Wallace tree multiplier
which has been modified to perform either conventional binary
or GF (2m) multiplication. Their polynomial reduction (or
modulo correction) introduces a linear delay. In [20], a new
wiring scheme, to avoid adding carries of partial product
reduction, is proposed and a parallel polynomial reduction is
used. The authors designed a multiplier capable of performing
either 16-bit two’s complement or unsigned multiplication, or
two independent 8-bit GF (28) multiplications. In the follow-
ing, we propose a general approach allowing the implemen-
tation of any GF (2m) multiplier, for 6  m  8, in the
reconfigurable multiplier proposed in [10]. We start here from
the standard binary structure of the multiplier shown in Fig. 3.
The partial product generation or bitwise ANDing of aibi is
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N words by N bits 
2 words by 2 N bits 
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Fig. 3. Steps for N by N multiplication
performed regardless of the type of multiplication (GF (2m) or
standard binary multiplication). The partial product reduction
should be redesigned in such a way to avoid the carries prop-
agation if the GF (2m) multiplication is to be performed. This
can be realized by reconfiguring the wire connects of the ”W3”
cells. The new wiring scheme is illustrated in Fig. 4. This
wiring scheme can be easily realized in a reconfigurable way
on FPGA devices using a reprogrammable LUTs. Arriving at
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Fig. 4. The (3,2) and (2,2) counters in GF (2m) multiplication
the last step (the polynomial reduction), it can be performed
in parallel by using the method considered in [17]. Let P ()
be the extended result before the polynomial reduction. P ()
can be expressed as
P () =
2m 2X
i=m
pi
i +
m 1X
i=0
pi
i; (1)
where i for m  i  2m  2 can be substituted by
Ai() =
m 1X
j=0
ai;j
j :
The Ai() are the canonical representations in the field’s
base of the field elements i that appear in the first summation
in Equation 1.
Let us consider an example of multiplication of two ele-
ments A and B in GF (24). Let f(x) = x4 + x + 1 be the
primitive polynomial and
A = 10 = 0:3 + 2 + + 1 = (0111),
B = 12 = 3 + 2 + + 1 = (1111).
The multiplication operation is described in Fig. 5. The
classical method of multiplication shown in the upper left
side of Fig. 5 is expressed by hardware circuit which is based
on Wallace tree. This tree, originally designed to perform the
standard binary multiplication, is modified in such a way to
avoid the carries propagation between the cells constituting the
tree. In this approach we have considered the disconnection
of the carry’s outputs and the corresponding neighboring
cell inputs that are set to zero. The disconnected wires are
represented by black dots. This wiring scheme can be realized
by means of reprogrammable LUT1s that connect the carry
outputs of each AiBi unit to the corresponding entries of
the W3 cells. A LUT1 maintain the carry propagation (by
connecting the input to the output) in the case of standard
binary multiplication and set its output to zero in the case of
GF (2m) multiplication.
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Fig. 5. Multiplication of two elements in GF (24)
Fig. 5 shows an example of GF (24) multiplier whose whole
architecture, except the polynomial reduction, is implemented
on the standard binary multiplier. This implementation can be
extended for any GF (2m) multiplier provided that the size
of the original binary multiplier can support the size of the
GF (2m) multiplier to be implemented.
In the next section, we propose a reconfigurable architecture
of a combined multiplier that can support either a binary
multiplication or GF (2m) multiplication for m=6, 7 and 8.
III. PROPOSED TRIPLE MODE MULTIPLIER
In this section we consider the combination of GF (2m)
multiplier, for m = 6; 7; 8, with the standard binary multiplier.
Fig. 6 shows a block diagram of the combined triple mode
multiplier 8  8 bits. In this design, we restrict the sizes of
GF multipliers according to the code lengths of RS codes
used in the practical applications.
Partial Product generation 
Partial Product reduction 
Carry-propagate adder Polynomial reduction 
1 0 
8 bits 8 bits 
8 words by 8 bits 
2 words by 16 bits 15 bits 
16 8 8 
0 
16 
m 
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Fig. 6. Block diagram of the combined multiplier
The architecture we propose is based on the Wallace’s tree
for the partial product reduction. A tree of size 8  8 is
sufficient to perform GF (28) multiplication. However, the tree
size is fixed according to the desired precision for the complex
Fourier transform. As discussed in [11], a 13 bit-wordlength
represents a good complexity-precision tradeoff. Thus, for
GF (2m) multiplication, the Wallace’s tree can process any
two words for m  13 but a further attention should be taken
into account for the realization of the polynomial reduction.
For this, in the following we restrict the values of m to the
more practical ones. The multiplier receives a control signal
S to pilot the switching from the standard binary addition
to modulo 2 addition and to manage the configuration of the
interconnection between the neighboring cells according to the
model previously shown in Fig. 5. The multiplier performs the
partial product reduction regardless of the size of the operands.
If the size is smaller than 13, the operands can be concatenated
by ”0”. The rest of the architecture is the carry-propagate adder
(for the standard binary multiplication) and the polynomial
reduction unit (for the GF (2m) multiplication).
The part which will be influenced by the variable length of
the GF multiplier is the polynomial reduction unit since the
reduction is based on the binary representation of the powers
of  which varies with the order of the Galois field. For
this, we propose a reconfigurable polynomial reduction unit
as shown in Fig. 7.
This polynomial reduction unit receives 15 bits from the
partial product reduction block and a parameter m which
defines the size of GF (2m) multiplication to be performed.
According to the chosen GF , the corresponding powers of 
are selected from the ROM blocks. By ANDing these powers
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Fig. 7. Parallel polynomial reduction for m = 6, 7 and 8.
TABLE I
CONFIGURATION OF THE LUT1S
multiplier size L1 L2 L3 L4
m = 6 0 0 P6 P7
m = 7 P6 0 0 P7
m = 8 P6 P7 0 0
of  with the corresponding Pi, for m  i  2m   2, and
XORing their results with the word fPm 1 ::: P1 P0g, the
GF (2m) multiplication is provided on 8 bits. Four LUT1s
(L1, L2, L3, L4) are needed to select the corresponding
entries of the two first XOR gates depending on the GF (2m).
These LUT1s are configured to provide their outputs according
to Table I. If m < 8, the most significant bits of Pis are
pre-initialized to zero and the rest of bits will contain the
useful result. The latency of the polynomial reduction unit is
equivalent to the time needed to perform one 8-bit AND and
four 8-bit XOR.
The combined multiplier shown in Fig. 6 can be easily
integrated within the reconfigurable multiplier designed in [10]
leading to triple mode multiplier (Fig. 8) able to perform three
different multiplications: (i) conventional binary multiplication
(ii) multiplication over GF (Ft) and (iii) multiplication over
GF (2m). We note that nc and n represent the complex and
Galois field wordlengths respectively.
With this multiplier and by taking into account that a
modulo 2 addition can be realized by means of XOR gates,
the arithmetical resources required to design the TMFFT are
designed.
To achieve the TMFFT scenario, further studies, considered
as future, will focus on the design of a triple mode butter-
fly, appropriate dataflow schedule and a new wiring scheme
allowing the integration of the structure of the GF (2m)-FFT
within the DMFFT operator.
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Fig. 8. Triple mode multiplier
IV. FPGA IMPLEMENTATION OF THE PROPOSED TRIPLE
MODE MULTIPLIER
In order to evaluate the complexity of the proposed multi-
plier circuit, we consider its implementation on FPGA (Field
Programmable Gate Arrays) devices. The complexity C of
the FPGA-based circuit is determined by the number of logic
blocks called Adaptive LUTs (i.e. ALUTs). The performance
is measured in terms of the execution time T expressed
in nanoseconds (ns). The advantage the common operator
approach presents is emphasized when compared to an obvious
approach called V elcro approach. This latest considers the
separately implementation of two self-contained operators:
Dual Mode Multiplier and GF (2m) multiplier.
The comparison of the two approaches can be drawn by
evaluating an overall metric that takes into account both the
hardware complexity and the execution time. This metric,
called performance-to-cost ratio and denoted by , is expressed
as 1TC  106 [21]. The higher the metric , the better the
complexity-performance tradeoff is.
The choice of the target device is based on the considered
devices in [10] [11]. We have written a synthesizable VHDL
code1 of the dual, Velcro and triple mode multipliers. Table
II summarizes the complexity and performances measures for
different number of bits n that represents the multiplier size.
As shown, the integration of the GF (2m) multiplier causes
an excess of only 6% of the total complexity. The metrics V
and C denotes the performance-to-cost ratio of the Velcro
and Common Operator approach respectively. The last row of
Table II indicates the performance-to-cost ratio gain which is
around 18 % in favor of the common operator approach. These
measures show a good result which enforces the effectiveness
of our adopted approach of reconfigurability and common
operators.
1All experiments described in this paper were performed on a PC (Intel(R)
Core(TM)2 Duo CPU, 2.1 GHz, 3 GB of memory) running Windows Vista.
The VHDL code was synthesized using Quartus II version 6 and implemented
on STRATIX II, EP2S15F484C3 Device with the option ”Standard Fit” as the
level of the Fitter’s effort.
TABLE II
IMPLEMENTATION RESULTS OF THE DUAL AND TRIPLE MODE
MULTIPLIERS ON STRATIX II, EP2S15F484C3 DEVICE
Multiplier ** n=6 n=8 n=10
Dual Mode 103 ALUTs3.97 ns
194 ALUTs
4.1 ns
289 ALUTs
4.86 ns
Velcro 131 ALUTs3.97 ns
245 ALUTs
4.13 ns
364 ALUTs
4.87 ns
Triple Mode 109 ALUTs3.97 ns
206 ALUTs
4.17 ns
307 ALUTs
4.9 ns
 =
1
TC
 106
V = 1922
C = 2310
V = 988
C = 1164
V = 564
C = 664
Performance-to
-cost ratio gain 20.1 % 17.8 % 17.7 %
** n: nb. of bits
V. CONCLUSION
We have presented a hardware design and efficient imple-
mentation of a triple mode multiplier able to operate over three
different fields. A parameterizable polynomial reduction unit is
proposed allowing the execution of the GF (2m) multiplication
for various sizes of Galois field. The proposed multiplier is
implemented on FPGA devices and the obtained measures
show an excess of only 6% in terms of ALUTs compared
to the complexity of the dual mode multiplier proposed
in [10]. In terms of performance-to-cost ratio, the common
operator approach represented by the triple mode multiplier
outperforms the Velcro approach by a gain of around 18 %.
An approach to design a TMFFT operator is described which
will be further developed in near future works. The intended
TMFFT operator can be used in two different contexts: modu-
lation/demodulation OFDM and Reed Solomon encoding and
decoding over GF (Ft) and GF (2m).
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